期刊导航

论文摘要

基于FPGA的HDLC协议控制器

New HDLC Protocol Controller Based on the FPGA

作者:应三丛(四川大学 计算机学院,四川 成都 610064);张行(四川大学 计算机学院,四川 成都 610064)

Author:(School of Computer Sci.,Sichuan Univ.,Chengdu 610064,China);(School of Computer Sci.,Sichuan Univ.,Chengdu 610064,China)

收稿日期:2007-03-20          年卷(期)页码:2008,40(3):116-120

期刊名称:工程科学与技术

Journal Name:Advanced Engineering Sciences

关键字:HDLC;FPGA;CRC生成多项式;HDL

Key words:HDLC;FPGA;CRC polynomial;HDL

基金项目:国家自然科学基金资助项目(60705005;60736046);博士点基金资助项目(20070610031);国家863计划资助项目(2006AA12A1)

中文摘要

为了实现军航管制系统中雷达数据的可靠传输,根据HDLC协议的帧结构和循环冗余校验(CRC)原理,提出了一种新型的基于并行机制的HDLC协议控制器,讨论采用FPGA新技术实现 HDLC协议帧的构成、解析模块及其内部的CRC码生成、检验模块的方法。在FPGA内部采用硬件描述语言(HDL)并行设计多通道的高级数据链路控制(HDLC)协议控制器,该协议控制器有效利用FPGA的片内硬件资源,实现了并行解析和生成多通道的HDLC协议报文,提高了数据通信系统中的多通道扩展性、实时性和稳定性。

英文摘要

In order to guarantee the radar data communication in the air traffic control system, a new HDLC protocol controller based on the FPGA parallel technology was presented. In terms of the HDLC frame structure and the theory of cyclic redundancy check,the implementation of the modules, constructing and deconstructing HDLC protocol frame, producing and checking the CRC code, and adopting the FPGA new technology were discussed. A new parallel high level data link controller (HDLC) was designed using the hardware description language on the FPGA device. The HDLC protocol controller can construct or deconstruct the multi-channel HDLC protocol frames in parallel way. As a result, it improved the robust and reliability of the whole system.

关闭

Copyright © 2020四川大学期刊社 版权所有.

地址:成都市一环路南一段24号

邮编:610065